

International Symposium on Highly Efficient Accelerators and Reconfigurable Technologies (HEART '21), June 21-23, 2021, Online, Germany

Keynote presentation

Large-scale combinatorial optimization in real-time systems by FPGA-based accelerators for simulated bifurcation

Kosuke TATSUMURA

Chief Research Scientist, Corporate Research and Development Center

Project Manager, New Business Development Office



TOSHIBA


Contents

- 01 Introduction:
Combinatorial optimization in real-time systems
- 02 Simulated bifurcation (SB)
- 03 Real-time systems that make optimal responses
- 04 Scaling out Ising machines

Combinatorial optimization problem*

Economically valuable but computationally hard

*Find a combination of discrete values, (s_1, s_2, \dots) , that minimizes a cost function of the discrete variables, $\text{Cost_Func}(s_1, s_2, \dots)$



Nondeterministic polynomial time (NP)-hard
Standard approach: Simulated annealing (SA)

Special-purpose hardware devices for quickly solving combinatorial optimization

D-Wave Sys.*¹
2011-

Quantum Annealer



HITACHI *²
2015-

CMOS annealing machine



FUJITSU *³
2016-

Digital annealer




NTT/Stanford/U-Tokyo *⁴
2016-

Coherent Ising machine (CIM)




U-Roma *⁵
2019-

Spatial-photonic Ising machine (SPIM)




U-Virginia *⁶
2020-

Coupled oscillators




HP/U-Michigan *⁷
2020-

Memristor HNN



Toshiba *⁸
2019-

Simulated bifurcation



*1 <https://www.dwavesys.com/d-wave-two-system>

*2 <https://www.hitachi.co.jp/New/cnews/month/2019/02/0219.html>

*3 <https://www.fujitsu.com/global/about/resources/news/press-releases/2018/0515-01.html>

*4 <https://www.ntt.co.jp/news2017/1711e/171120a.html>

*5 D. Pierangeli, et al., Phys. Rev. Lett. **122**, 213902 (2019).

*6 A. Mallick, et al., Nature Communications **11**, 4689 (2020).

*7 F. Cai, et al., Nature Electronics **3**, 409 (2020).

*8 <https://www.global.toshiba/ww/technology/corporate/rdc/rd/topics/21/2103-03.html>

For real-time systems


*1: Data source: Integral Development Corporation, [Under the permission from Integral Dev. Corp.]
*2: Data source: <https://motchallenge.net/>, [Under CC BY-NC-SA 3.0 license for research purpose]

Using machines may allow those systems
to choose the optimal response from among all the candidates
-Rational decision-making in real-time systems-


Financial transaction system*1



Video processing*2



Swarm robotics




Real-time systems:

- respond to rapid-changing situations with specified time constraints
- decision making based on a simple conditional judgement (conventional)


A quantum-inspired algorithm for combinatorial optimization having *Plentiful Parallelism*

Simulated Bifurcation (SB)



Plentiful parallelism

Parallel updating




Derived as the classical counterpart

Quantum Bifurcation (QB) machine


a quantum adiabatic optimization method

[H. Goto, *Sci. Rep* **6**, 21686, '16]



Simulated Annealing (SA)

Sequential updating



→Substantial speedup by massively parallel processing

This talk: Proposal & demonstration

**Real-time systems that make *optimal* responses
enabled by FPGA-based SB accelerators**

Simulated bifurcation (SB) & FPGA-based accelerators for SB

**Real-time systems that make optimal responses:
An ultra-fast financial transaction machine**

**Scale-out architecture of Ising machines with full connectivity
using the high parallelism of SB**

Contents

- 01 Introduction:
Combinatorial optimization in real-time systems
- 02 Simulated bifurcation (SB)**
- 03 Real-time systems that make optimal responses
- 04 Scaling out Ising machines


Ising problem & Ising machine

[Andrew Lucas, *Frontiers in Physics* 2, 5 (2014)] provides Ising formulations for many NP-complete/hard problems, including all of Karp's 21 NP-complete problems

1. Any NP problems can be converted to the Ising problem with P-time
2. Ising machine searches for the ground-state of Ising spin model

Combinatorial optimization

NP-hard



Ising problem


NP-hard & NP-complete

converted to

$$J = \begin{bmatrix} 0 & j_{12} & j_{13} \\ j_{21} & 0 & j_{23} \\ j_{31} & j_{32} & 0 \end{bmatrix} \quad h = \begin{bmatrix} h_1 \\ h_2 \\ h_3 \end{bmatrix}$$

coupling bias

input



spin: binary variable


Ising machine

Special-purpose

search for ground-state \mathbf{s}
minimizing E

Ising energy

$$E = - \sum J_{ij} s_i s_j + \sum h_i s_i$$



Simulated bifurcation was “discovered” from a quantum computer

Quantum Bifurcation (QB) machine [H. Goto, Sci. Rep. 2016]

$$H_q(t) = \hbar \sum_{i=1}^N \left[\frac{K}{2} a_i^{\dagger 2} a_i^2 - \frac{p(t)}{2} (a_i^{\dagger 2} + a_i^2) + \Delta_i a_i^{\dagger} a_i \right] - \hbar \xi_0 \sum_{i=1}^N \sum_{j=1}^N J_{i,j} a_i^{\dagger} a_j$$

Classical Bifurcation (CB) machine [H. Goto, Sci. Rep. 2016]

Classicization

$$H_c(\mathbf{x}, \mathbf{y}, t) = \sum_{i=1}^N \left[\frac{K}{4} (x_i^2 + y_i^2)^2 - \frac{p(t)}{2} (x_i^2 - y_i^2) + \frac{\Delta_i}{2} (x_i^2 + y_i^2) \right] - \frac{\xi_0}{2} \sum_{i=1}^N \sum_{j=1}^N J_{i,j} (x_i x_j + y_i y_j)$$



Algorithmic twist
 ↓
 for speed-up

Simulated Bifurcation (SB) algorithm

[Goto, Tatsumura, Dixon, Science Advances 5, eaav2372 (2019)]

There was No guarantee. We found that CB works very well and has an outstanding characteristics, i.e. parallelism.

Based on
 the quantum adiabatic theorem



How it works: Simulated Bifurcation (SB)

N -body system dynamically searches for a good solution

Movement of the system in N -dimensional space

Example: $N=2$

a single local minimum





Bifurcation
(adiabatic process)




multiple local minima
(target cost function)


best solution
 $(-1, -1)$



Adiabatic Search
chase one of the minima



Multiple minima in
the energetically
allowable region



Ergodic Search
find better one with higher probability


If N is large,

find a global minimum (or a local minimum close to the grand-state) from among 2^N local minima



How it works: Simulated Bifurcation (SB)

Time evolution of N -body system

Movements of $N(=4000)$ spin-variables as a function of time




**better
solution**



**Many-body
interactions**
depending on
all the other spins

Algorithm of SB and it's parallelism

SB step: spin state at $t_{n+1} \leftarrow$ the previous state at t_n






Top-level parallelism: **Simultaneous update of N spins is possible**

FPGA-based accelerator for simulated bifurcation

Large-scale, massively parallel, and high utilization

Arria10 GX1150 FPGA




Problem	complete-graph MAX-CUT
Machine size	4,096-size (on Arria10 FPGA)
Architecture	
Pr/Pc/Pb	32/32/8
# of MAC PEs	8,192
Effective activity	92%
Resource	
ALM	40%
BRAM	56%
DSP	7%
System Clock	[MHz]
Fsys	269

Evaluation: FPGA-SB vs. CIM



14X faster, 288X more energy efficient than CIM

Coherent Ising Machine
800 GMAC/s @ 1000 W



[T. Inagaki, Science 354, 603, '16]


FPGA-SB
1,873 GMAC/s @ 49 W





Evaluation: FPGA-SB vs. GPU-SB

FPGA is computation-bound, GPU memory-bound
-11X faster, 26X more energy efficient than GPU-SB

GPU-SB (Tesla V100)



FPGA-SB




Why SB is faster than SA

For the detailed discussion, see
[K. Tatsumura, *Nature Electronics* 4, 208(2021)]

Maximum computation parallelism: N^2 for SB, N for SA
SB can be further accelerated by more parallel computing



Simulated bifurcation (SB)

Parallel updating



Simulated Annealing (SA)

Sequential updating




2nd-gen simulated bifurcation technology (Feb, '21)


Incorporated quasi-quantum effects, got further faster, larger & higher-quality




Improvement of Quality-of-Solution




Quasi-quantum tunneling effects



10X faster than 1st-gen SB



Solves 1M-spin problem in 30 min




2nd-gen simulated bifurcation technology (Feb, '21)

Comprehensive comparison with state-of-the-art Ising machines




Competitors

- SB:** Simulated bifurcation
- QA:** Quantum annealer
- CIM:** Coherent Ising machine
- DA:** Digital annealer
- SimCIM:** Simulated CIM
- RBM:** Restricted Boltzmann machine
- MA:** Momentum annealing



GPU-SB

@100K-spin all-to-all connected



SB technology is competitive

Contents


- 01 Introduction:
Combinatorial optimization in real-time systems
- 02 Simulated bifurcation (SB)
- 03 Real-time systems that make optimal responses**
- 04 Scaling out Ising machines

FPGA accelerator for SB: For what?

Real-time systems that make optimal responses


System-wide response time (in sub-ms) is CRITICAL

Ultralow latency



Sub-ms latency has not yet been demonstrated for any Ising machines


Conv.



Detection of cross-currency arbitrage opportunity

Optimal path search in a directed graph -a combinatorial optimization problem-

Market Graph



Arbitrage Problem

find a closed path
that maximizes the profit

Cost function

$$Profit = \prod_{i,j \in path} r_{i,j}$$

Constraint

Must be
a closed path


Requirement

find more profitable paths in a shorter time

Problem formulation: QUBO (Quadratic Unconstrained Binary Optimization)

QUBO formulation of the arbitrage problem

For each edge,
Decision variable (binary) $b_{i,j}$
Exchange rate $r_{i,j}$



Cost function
(high-order polynomial)

$$C' = \prod r_{i,j}^{b_{i,j}} \xrightarrow{w_{i,j} = -\log r_{i,j}} C = \sum w_{i,j} b_{i,j}$$

Cost function (linear)

Penalty function (quadratic)

$$P = \sum_i \sum_{j \neq j'} b_{i,j} b_{i,j'} + \sum_j \sum_{i \neq i'} b_{i,j} b_{i',j} + \sum_i \left(\sum_j b_{i,j} - \sum_j b_{j,i} \right)^2 + \sum_{i,j} b_{i,j} b_{j,i}$$

outflow < 1

inflow < 1

outflow=inflow

forbids traversing the same edge twice

Total cost function (quadratic)


$$C_{tot} = m_c C + m_p P$$

Arbitrage problem as a QUBO:

Optimize the bit configuration $\{b_{i,j}\}$ to minimize the quadratic cost function C_{tot}


System configuration

An end-to-end FPGA-based arbitrage system



Demonstration: How it works

The system's responses to real market situation on January 2nd, 2019




Red markers on the top blue line
→ Finding *optimal* path *in real-time*

Performance: Response time & Accuracy


<30us System Latency & 91% Top-1 Probability

Response time



Solution accuracy

In the one-month data, 34,471,865 distinct events, 21.3% (7,355,698) were profitable (at least one path with a profit rate >1.0)




To facilitate the development of innovative real-time systems for everyone


On-premises ver. of simulated bifurcation machine™ (Mar., 2021)

A look-aside FPGA accelerator for SB

C/Python APIs for software engineers




Reference designs of real-time applications



a user-interactive interface for solving the travelling salesman problem



multi-object tracking by solving the maximum matching problem



stream data processing of market graph for finding the diversified portfolio through solving the maximum-independent-set problem

Contents

- 01 Introduction:
Combinatorial optimization in real-time systems
- 02 Simulated bifurcation (SB)
- 03 Real-time systems that make optimal responses
- 04** Scaling out Ising machines

Enlarging machine size & enhancing processing speeds


-Enlarging machine size while keeping computational efficiency-

Single-FPGA accelerator for SB^{*1}


of PEs: 8,192
Effective activity factor: 92%

Sufficient data supply to PEs
Peak rate: 4,678GB/s

On-chip memory/wiring resources



Single-FPGA arbitrage machine^{*2}



Maximum market graph:
Fully-connected 16-asset problems
(16 nodes, 256 directed edges)


The machine size is limited by on-chip memory

What can we do if we want to take more assets into account?

Two approaches: scale-up and scale-out

Scale-up

making a chip larger (denser)




- Pros.** Reactively easy to enhance the performance
- Cons.** Need to develop a manufacturing technology

This work

Scale-out


increasing the number of networked chips



- Pros.** Enables continued enlargement of the computing scale
- Cons.** Need to develop a cluster architecture to avoid performance saturation due to communication overhead


Partitioning spin networks with local-/full-connectivity

Locally-connected network



This work

Fully-connected network



More practical value, but more difficult to partition


Issues: Spin-spin couplings over the subsystems must be incorporated
Partitioned subsystems also have to evolve in a single time domain

→Communication and synchronization can easily degrade the speed performance.



Scaling out Ising machine with full connectivity

A multi-chip architecture for SB that enables continued scaling of both machine size and computational throughput

Bidirectional ring-network cluster
 without any centralized features




Autonomous synchronization mechanism
 (No clock-sharing, No central-HUB)



Tactile textiles from functional fibres

$P_{chip} = 8$




All chips are
 Autonomous, homogeneous and symmetric

Demonstration: Scaling out characteristics

Constant-efficiency scaling at the maximized computation parallelism

Strong scaling


Increase P_{chip} at a fixed problem size (N)



Demonstration: the throughput enhancement **to the vicinity of an ideal upper limit** determined by N and communication technology

Weak scaling

Increase P_{chip} and N in the same proportion




Demonstration: the constant-efficiency scaling **at the maximized computation parallelism (at the strong scaling limit)**

A multi-chip architecture for simulated bifurcation

Partitioned SB algorithm that can be executed simultaneously on multiple chips

Number of spins: N

Number of chips: P_{chip}



Each chip (spin subsystem) is responsible for N/P_{chip} spins

Each chip needs all the spin information to update the N/P_{chip} spins (all-to-all connectivity)

SB step

Comm./comp.

Comm. subphase

Chip 1

Chip 2

⋮

Chip 8

x_{bufL}

x_{bufR}

x_{bufL}

x_{bufR}

x_{bufL}

x_{bufR}

x1L

x1R

x2L

x2R

x8L

x8R

x2L

x8R

x3L

x1R

x1L

x8R

...

...

...

...

...

...

x8L

x2R

x1L

x3R

x7L

x1R

...

...

...

...

...

...

x1L(t_n)

x1R(t_n)

x2L(t_n)

x2R(t_n)

x8L(t_n)

x8R(t_n)

→

→

→

→

→

→

x1L(t_{n+1})

x1R(t_{n+1})

x2L(t_{n+1})

x2R(t_{n+1})

x8L(t_{n+1})

x8R(t_{n+1})

→


→

→

→

→

→



Communication phase

- Share all the spin information
- Repeating exchange processes of spins btw neighboring chips

Computation phase


- compute the time-evolved state in a chip-parallel fashion

A multi-chip architecture for simulated bifurcation

Autonomous synchronization mechanism

Local synchronization

When Chip k is delayed, Chip $k \pm 1$ wait for Chip k until Chip k gets ready




Global synchronization


subphase 2

subphase 1

Local synchronization propagate to adjacent nodes every subphase, achieving global synchronization



Autonomous synchronization mechanism



Global synchronization without a centralized control node (a chokepoint)

→ Good scalability of the processing speed

Conclusions

FPGA-based accelerators for simulated bifurcation that enables large-scale combinatorial optimization in real-time systems

Simulated bifurcation (SB):

a quantum-inspired algorithm having plentiful parallelism

FPGA-based accelerators for SB:

massively-parallel, fully-customized circuit architecture

very practical (no refrigerator, no laser, but in FPGA)

can be scaled out with an autonomously-synchronizable multi-chip architecture

Real-time systems that make optimal responses

an example: an end-to-end cross-currency arbitrage system



with <30us system latency & 91% top-1 probability

Future outlook

Toward creating various innovative real-time systems

[On-going] Testing high-frequency trading systems using SB accelerators in the Tokyo stock exchange

[Future] High-speed dynamic pricing systems applicable to virtual power plant



<https://www.global.toshiba/ww/technology/corporate/rdc/rd/topics/21/2105-01.html>

<https://www.toshiba-clip.com/en/detail/p=228>

References: Simulated Bifurcation Machine™

[Official web site]

Simulated Bifurcation Machine™

<https://www.toshiba-sol.co.jp/en/pro/sbm/index.htm>

[Journal papers/Peer-reviewed conference papers/Toshiba's Press Release]

[1] The story of the birth of simulated bifurcation machine™

<https://www.toshiba-clip.com/en/detail/p=76>

[2] 1st Announcement of simulated bifurcation machine™

H. Goto *et al.*, "Combinatorial optimization by simulating adiabatic bifurcations in nonlinear Hamiltonian systems", *Science Advances* **5**, eaav2372 (2019).

<https://doi.org/10.1126/sciadv.aav2372>

Toshiba's Breakthrough Algorithm Realizes World's Fastest, Largest-scale Combinatorial Optimization https://www.toshiba.co.jp/rdc/rd/detail_e/e1904_01.html

[3] 2-gen simulated bifurcation machine™

H. Goto *et al.*, "High-performance combinatorial optimization based on classical mechanics", *Science Advances* **7**, eabe7953 (2021).

<https://doi.org/10.1126/sciadv.abe7953>

Toshiba's New Algorithms Quickly Deliver Highly Accurate Solutions to Complex Problems https://www.toshiba.co.jp/rdc/rd/detail_e/e2102_01.html

[4] Custom accelerator

K. Tatsumura *et al.*, "FPGA-Based Simulated Bifurcation Machine", *IEEE Int'l Conf. on Field-Programmable Logic and Applications (FPL)*, 59-66 (2019).

<https://doi.org/10.1109/FPL.2019.00019>

Toshiba Develops a Dedicated Massively Parallel Processing Circuit for Simulated Bifurcation Algorithms https://www.toshiba.co.jp/rdc/rd/detail_e/e1909_03.html

[5] PoC for ultra-fast financial transaction machine

K. Tatsumura *et al.*, "A Currency Arbitrage Machine Based on the Simulated Bifurcation Algorithm for Ultrafast Detection of Optimal Opportunity", *IEEE Int'l Symp. on Circuits and Systems (ISCAS)*, 1-5 (2020). <https://doi.org/10.1109/ISCAS45731.2020.9181114>

M. Yamasaki *et al.*, "Live Demonstration: Capturing Short-Lived Currency Arbitrage Opportunities with a Simulated Bifurcation Algorithm-Based Trading System", *IEEE Int'l Symp. on Circuits and Systems (ISCAS)*, 1-1 (2020).

<https://doi.org/10.1109/ISCAS45731.2020.9180679>

Toshiba Develops Proof-of-concept Device for Ultra-high-speed Financial Transaction Machine with Simulated Bifurcation Algorithm

https://www.toshiba.co.jp/rdc/rd/detail_e/e1910_02.html

[6] Scaling out Ising machines

K. Tatsumura *et al.*, "Scaling-out Ising machines using a multi-chip architecture for simulated bifurcation", *Nature Electronics* **4**, 208-217 (2021).

<https://doi.org/10.1038/s41928-021-00546-4>

Also see BEHIND THE PAPER: <https://go.nature.com/2MuGe21>

Cutting-edge Scale-Out Technology from Toshiba will Take Fintech and Logistics to New Level https://www.toshiba.co.jp/rdc/rd/detail_e/e2103_01.html

[7] On-premises version of Simulated Bifurcation Machine™

Toshiba Offers On-premises Simulated Bifurcation Machine™ for Market Trials in Japan <https://www.global.toshiba/ww/technology/corporate/rdc/rd/topics/21/2103-03.html>

[8] Testing SB-based financial transaction machines in the Tokyo stock exchange

Toshiba and Dharma Capital's Joint Experiment in Financial Markets to Verify the Effectiveness of a Quasi-Quantum Computer When Applied to High Frequency Trading

<https://www.global.toshiba/ww/technology/corporate/rdc/rd/topics/21/2105-01.html>

[9] Real-time systems that make optimal responses

K. Tatsumura *et al.*, "Large-scale combinatorial optimization in real-time systems by FPGA-based accelerators for simulated bifurcation", *ACM Int'l Symp. on Highly Efficient Accelerators and Reconfigurable Technologies (HEART)*, 1-6 (2021).

<https://doi.org/10.1145/3468044.3468045>

[News Media]

[1] IEEE Spectrum (Dec, '19)

Toshiba's Optimization Algorithm Sets Speed Record for Solving Combinatorial Problems <https://spectrum.ieee.org/tech-talk/computing/software/toshiba--optimization-algorithm-speed-record-combinatorial-problems#.XkHhXCOP1GQ.email>

[2] Analytics India Magazine (Dec, '19)

Top 5 Algorithm Breakthroughs In 2019

<https://analyticsindiamag.com/top-5-algorithm-breakthroughs-in-2019/>

[3] COMMUNICATIONS of the ACM (May, '21)

Quantum Simulator Beats Quantum Hardware

<https://cacm.acm.org/news/252584-quantum-simulator-beats-quantum-hardware/fulltext>

[4] Risk.net (Jun, '21)

Quantum kit offers HFTs '100-fold' speed boost

<https://www.risk.net/derivatives/7840361/quantum-kit-offers-hfts-100-fold-speed-boost>